Introduction
For many years polysilicon has been used in planar silicon integrated circuit technology for gates and interconnects. Over the last few years, there has been increasing interest in polysilicon Thin Film Transistors (TFTs) for many highperformance applications, particularly in high-resolution displays. For these applications the primary requirement is that the TETs should have a low threshold voltage, low and stable leakage current and reasonably high carrier mobility [1] [2] [3] [4] . The poly-Si TFTs typically have sufficiently large mobilities to be used for highdrive and moderately highfrequency applications. However, since low temperatures are used in the fabricaton of poly-Si TFh, both semiconducting and insulating layers are of poorer quality than those used in crystalline-Si technology. Consequently, long term stability of the TFT is an important issue. A considerable amount of research has focused on the stability of poly-Si TETs. The instabilities are basically associated with hot carrier injection and degradation, negative gate bias instability and gateinduced carrier injection and trapping [5] . This leads to degradahon of several device parameters such as threshold voltage, mobility, transconductance, and subthreshold slope. The work presented here is a comprehensive study of degradation in low temperature (5 600 "C) poly-Si T'FiTs due to high-field, h o t d e r and ionizing radiation stressing. This unified approach makes it possible to i d e m the key reasons for degradation. Furthermore, a systematic study of the dependence on device geometry, as reported here, also helps us to understad the degradation mechanisms.
Device Fabrication
The experimental TETs were fabricated on polysilicon using a simple low-temperature process (I 600 "C). Silicon wafers with 500 m thermally grown oxide were used as starting substrates. A 100 nm silicon layer was deposited at 550 O C in amorphous form by LPCVD. The amorphous silicon was then recrystallized for 20 hours in nitrogen ambient at 600 OC. After silicon island definition, 100 nm thick gate oxide was deposited by APCVD at 400°C . This was followed by the deposition of a 250 nm thick poly gate layer by LPCVD. Source, drain and gate electrodes were doped by self-aligned phosphorus implantation.
The dopants were activated during densification of the low teml~erature oxide (LTO) at 600 "C for 10 hours in oxygen ambient. After this active device fabrication, the device was passivated by deposition of oxide by APCVD to protect it front external influences. Then contact windows were opied followed by aluminum deposition and patterning of the contact pads. Finally, the devices were hydrogenated using H2 RF plasma for 2 hours. It is worth pointing out that the hydrogenation used was not optimized Fig. 1 shows the cross-section of the TETT device. 
Experiments and Results
Detahi electrical cham&rk& 'on was performed on ncharnel TFTs with channel length (L) parallel shift towards the right in the device characteristics indicates that oxide trapped electrons in the oxide are the major reason for damage. The gate current decreases during stressing, confirming the phenomenon of trapping of the injected majority charge carriers (electrons) in the gate oxide. 
C. Ionizing (Gamma) Radation Stressing Effects
To conclude our study of poly-Si TFT device degradation, stressing with ionizing (gamma) radiation was done at room temperature without bias (device open circuited), using a Cobalt40 gamma ray chamber. In order to reduce the effect of edges, we initially used large dimension devices. Figure 5 shows the transfer characteristics of a device (W = L = 20 pm) before and &er various doses of radiation. A positive shift in transfer (ID-V~S) curves again indicates that electron trapping in the gate oxide is the major physical damage. This indicates that, unlike the case for bulk Si MOSFETs where hole trapping is the major degradation mode under ionizing radiation, here for the poly-Si TFTs we see mainly electron trapping. Radiation stressing was also done on devices with varying W and L. The degradation was almost independent of W, but depended on L. Figures 6 and 7 show the characteristics for devices with W = 20 pm and L = 10 pm and L = 3 j m respectively. These results show that for the smaller length device (L = 3 p) there is mainly net hole trapping, unlike the longer device (L = 20 pm), where there is net electron trapping. Further, for medium length (L = 10 p) devices, for the initial phase of irradiation there was net hole trapping, followed by net electron trapping. A 16 hr annealing without bias at room temperature shows, in all cases, a trend of fecovery towards the p -r a d w e . This is because of detrapping of electrons and holes. 
Discussion
Although some of the results obtained by us can be explained using crystalhe-Si MOS theory, other results are quite merent. These new degradation effects can be attributed to the fact that in poly-Si TFTs, the deposited silicon has many grain boundaries, the deposited gate oxide has many defects and traps (especially electron traps), and also the Si/SiO, interface is expected to be of poorer quality in comparison to that of grown oxide on crystalline-Si MOS devices. 
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